

ARM PrimeCell

Vectored Interrupt Controller (PL192)

User Guide

ARM PrimeCell Vectored Interrupt Controller PL192 User Guide

© Copyright ARM Limited 2002. All rights reserved.

Proprietary notice

ARM, the ARM powered logo, Thumb and StrongARM are registered trademarks of ARM Limited.

The ARM logo, PrimeCell, AMBA, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ARM7TDMI, ARM9TDMI, TDMI and STRONG are trademarks of ARM Limited.

All other products or services mentioned herein may be trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Open Access. This document has no restriction on distribution.

Product status

The information in this document is Final (information on a developed product).

Web address

<http://www.arm.com>

Feedback

ARM limited welcomes feedback on both the product, and the documentation.

Feedback on this document

If you have any comments on about this document, please send email to errata@arm.com giving:

- The document title
- The document number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Feedback on this product

If you have any comments or suggestions about this product, please contact your supplier giving:

- The product name
- A concise explanation of your comments.

Contents

1	ABOUT THIS DOCUMENT	1
1.1	Change History	1
1.2	References	1
1.3	Terms and abbreviations	1
2	SCOPE	2
3	DIRECTORY STRUCTURE	3
3.1	PrimeCell VIC peripheral directory structure	3
3.2	General Directory Structure	4
3.3	Peripheral's source code directory structure	5
3.4	Generic Synopsys synthesis reference directory structure	6
3.5	Generic Verification directory structure	7
3.6	Generic Integration Test directory structure	8
4	USAGE INSTRUCTIONS	9
4.1	Introduction	9
4.2	Design tools used	9
4.3	Reference Cell library	9
4.4	Peripheral Development Environment	11
4.4.1	Environment variables	11
4.4.2	Makefile commands	12
4.5	Running Design Tools	13
4.5.1	Generating the Functional Test Vectors (BusTalk)	13
4.5.2	Compiling the Peripheral RTL Code	14
4.5.3	Running Functional RTL Simulations	15
4.5.4	Running RTL Code Coverage	16
4.5.5	Running Synthesis	17
4.5.5.1	scr_common directory	18
4.5.5.2	scripts directory	18
4.5.5.3	log directory	18
4.5.5.4	report directory	20
4.5.6	Running Netlist Simulations	22

4.5.7	Generating the Integration Test Vectors	24
4.5.8	Running the Integration Test RTL Simulation	24
4.5.9	Running the Integration Test Netlist Simulation	25

1 ABOUT THIS DOCUMENT

1.1 Change History

Issue	Date	Change
A		First release

1.2 References

For further information refer to the following documents.

Ref	Doc No	Title
1	ARM IHI 0011	AMBA Specification (Rev 2.0)
2	ARM DDI 0046	AMBA Test Interface Driver ('TICBOX' & TIC test methodology)
3	PL192_DDES_0000A	ARM PrimeCell Vectored Interrupt Controller Design Manual.

1.3 Terms and abbreviations

This document uses the following terms and abbreviations.

Term	Meaning
AHB	Advanced High-performance Bus
AMBA	Advanced Micro-controller Bus Architecture
APB	Advanced Peripheral Bus
ASB	Advanced System Bus
ASIC	Application Specific Integrated Circuit
IP	Intellectual Property
LDV	Cadence Tool Suite
RTL	Register Transfer Level
VIC	Vectored Interrupt Controller
<periph>	vic

2 SCOPE

This document describes the instructions for the PrimeCell Vectored Interrupt Controller (PL192) product.

For further information on AMBA, refer to the AMBA Specification [Ref.1].

For further information on the AMBA TIC test methodology, refer to the AMBA Test Interface Driver [Ref.2].

The ARM PrimeCell VIC (PL192) Design Manual [Ref. 3] contains details of the RTL blocks, testbench and test code descriptions.

3 DIRECTORY STRUCTURE

The PrimeCell Vectored Interrupt Controller peripheral is organized using a standard directory structure used with other AMBA peripherals, which use an AMBA-based verification test methodology.

3.1 PrimeCell VIC peripheral directory structure

Figure 3-1 illustrates the peripheral directory structure for the ARM PrimeCell VIC peripheral:




Figure 3-1. PrimeCell VIC peripheral directory structure

The VHDL and Verilog RTL code is located in the vic_pl192/vhdl/rtl_source and vic_pl192/verilog/rtl_source directories respectively. Documentation is located in the vic_pl192/docs directory.

3.2 General Directory Structure

The peripheral development environment is stored in two directory structures, a peripheral specific directory structure and a project global directory structure. This emphasises that projects that contain multiple peripherals should be able to access the same shared data. The top level directory structures are shown in **Figure 3-2**.





Figure 3-2. Peripheral Development Environment Directory Structure

3.3 Peripheral's source code directory structure

The peripheral's source code will be stored in two identical directory structures, as shown in **Figure 3-3**. The source code is in the "rtl_source" directory and the synthesised netlists and associated sdf will be placed in the netlist directory.



<periph> the name of the peripheral (Vic)
 <test_meth> the test methodology: noscan, scanready, scaninsert
 <source> source code format: vhd or verilog

Figure 3-3. Source Code Directory Structure

3.4 Generic Synopsys synthesis reference directory structure

Synthesis is supported for Synopsys Design Compiler with the required command scripts and constraint files being supplied to the customer. The synthesis environment directory structure is shown in **Figure 3-4** Generic Synopsys synthesis reference directory structure.

The synthesised netlist is written into the source code area's netlist.




Figure 3-4. Generic Synopsys synthesis reference directory structure

3.5 Generic Verification directory structure

The verification directory contains the standalone verification testbenches in both VHDL and Verilog and the BusTalk test program, which is used for functional verification.




Figure 3-5. Generic Verification directory structure

The **uut** directory is linked either to the RTL source or the netlist directory depending on the simulation being performed.

3.6 Generic Integration Test directory structure

The integration test environment contains both Verilog and VHDL testbenches and the integration test. The testbenches are a minimal EASY system supporting TIC testing.

Figure 3-6 illustrates the generic integration test directory structure:




Figure 3-6. Generic Integration TicTalk testbench directory structure

4 USAGE INSTRUCTIONS

4.1 Introduction

This PrimeCell peripheral has been designed in both synthesisable VHDL and Verilog Hardware Description Languages (HDL).

The peripheral is supplied with a standalone functional verification testbench using Bus Compliance (BusTalk) methodologies. Additionally, an integration testbench is supplied based on AMBA TicTalk for purposes of testing integration vectors.

4.2 Design tools used

The release note for each PrimeCell peripheral describes the simulation and synthesis tools used. Where different design tools are to be used, then amendments to the configuration, script and make files will be required.

The simulation examples below are illustrated using Model Technology Inc, ModelSim commands for both VHDL and Verilog designs, and Cadence LDV Verilog-XL for the Verilog designs. Amend these accordingly when other simulation tools are to be used.

VHDL and Verilog simulations have been performed with Model Technology Inc, ModelSim. The ModelSim simulator is an event-driven simulator that produces compiled environments for both VHDL and Verilog.

Verilog simulations have also been performed using Cadence Verilog-XL. This simulator is an event-driven simulator which interprets the HDL at run-time.

Code coverage has been performed using the TransEDA Technology Limited Verification Navigator (VN-Cover) tool.

For further information, refer to the README files within the tbench directories for each testbench.

4.3 Reference Cell library

The Avant! CB18 (0.18 μ m) standard cell library is supplied with each PrimeCell peripheral as a reference cell library.

This proprietary Avant! Passport standard cell library has been used during development of the peripheral, for synthesis and gate-level simulation with post-synthesis back-annotated timings in Standard Delay Format (SDF). For further information on this cell library, refer to the documentation supplied.

Use of a different technology library or design tools requires that script files and configuration files must be amended for the user's chosen technology library, simulation and synthesis tools.

For further information, particularly regarding amendment of synthesis script files to a different technology library, and integration of peripherals in an AMBA-based ASIC, refer to the Integration Manual of the peripheral concerned.

The availability of this reference cell library provides a means for the end user to replicate the synthesis and verification processes performed prior to delivery. Please note that this is a reference library only with no physical views, and users must provide their own target library for the development of their system.

The gates count and performance relate to the reference library only and it is believed that this library is representative of a typical vendor cell library. Synthesis to the customer's target library should yield similar gate counts, but performance is vendor library specific.

Figure 4.1 illustrates how the cell library directory structure should be created relative to the PrimeCell peripherals. The top-level cb18 directory can be placed in the same directory level as the top-level of the PrimeCell peripherals, in order to run the gate-level simulations as defined in configuration files, shell scripts and usage instructions described later.




Figure 4.1 Avanti! CB18 cell library directory structure

If the ModelSim simulator is being used, then create modeltech/ directories as in above structure for configuration files. Makefiles or compilation shell scripts also need to be created for the cell library models.

4.4 Peripheral Development Environment

The peripheral development environment is designed to support a number of standard tools within a defined directory structure. To control how these tools are used a number of UNIX environment variables and makefiles are provided. This minimises the amount of user interaction required to support the tool chain.

To support the different requirements of the end user, a number of design parameters are supported. These are used to define which of the supported design flows is to be used.

Additionally, environmental parameters are supported to allow the end user to customise the peripheral development environment, allowing integration with their own development environment.

In principle, running a design tool (simulation, synthesis, ...) consists of two steps:

- 1) setting up environment variables
- 2) using make tool to start a design tool

The make tool will then create necessary directory structure, setup all files required and start design tool.

4.4.1 Environment variables

UNIX environment variables are used to simplify the configuration of the directory paths, design tools and design flow options. A brief overview of the variables is given in **Table 4-1**.

Variable	Value	Description
GLOBAL	<global_dir_path>	The path to the shared files.
PERIPH	Vic	The peripheral name
SIMULATOR	modelsim, LDV	Defines which simulator is going to be used.
TEST_METH	noscan, scanready, scaninsert	Defines the scan methodology adopted during synthesis.
HDL_SOURCE	vhdl, verilog	The source code type – VHDL or Verilog.
HDL_NETL	vhdl, verilog	The netlist type – VHDL or Verilog.
TEST_ENV	BUSTALK, TICTALK	Defines the test environment - functional or integration test.
AMBA	APB, AHB	Defines the bus interconnection type and associated modules
LIB_VHDL	<vhdl_library_path>	The location of the VHDL cell library.
DIRS_VERILOG	<verilog_library_path>	The location of the Verilog cell library.
FILES_VERILOG	<verilog_udp_path>	The location of the Verilog UDP file.
LIB_SYNOP	<synopsys_library_path>	The location of the synopsys target library.
TECHNOLOGY_FILE	<vendor library>	The cell library is defined by this variable (avanti_cb18, artisan_tsmc18)
BATCH_CMD	Design environment specific, can be left blank if no batch facility exists.	The command to queue jobs on a server is defined by the 'BATCH_CMD'. For example setenv BATCH_CMD 'lbrun -b -h <hostname>'

Table 4-1 Environment Variables

The peripheral's top-level makefile will overwrite the PERIPH variable with the correct name, but before running the make routine this variable must be declared within the UNIX environment. This enables integration of the PrimeCell peripheral makefile structure into a project (ASIC) makefile structure, where multiple PrimeCell peripherals might exist and each one of them requires the PERIPH variable to have a different value. Note the CLOCK_GATING variable is not supported for this product.

4.4.2 Makefile commands

The makefile structure consists of the peripheral specific makefiles and the shared makefiles (located in the global directory, which is referenced by the GLOBAL environment variable). The peripheral makefiles are used to move through the peripheral directory structure, setup the environment and then execute a shared makefile. The peripheral makefiles consist of the top-level makefile located in the vic_pl192 directory and the makefiles in the peripheral sub-directories.

The shared makefiles are located in the \$GLOBAL directory, these makefiles are common to all peripherals in a system/ASIC and contain design tools specific commands. This enables an easy and quick modification to the makefile structure, if a design flow or a design tool needs to be changed.

A summary of the top-level makefile commands is given in **Table 4-2**. Only the top-level makefile will be explained here, see the “README” and “makefile” files in the peripheral sub-directories for more details.

Make Argument	Commands	Description
all	cd \$HDL_SOURCE make all	compiles RTL source code for simulation
default	cd verification make default	generates BusTalk test vector (not an option in the top level makefile).
rtl	cd verification make rtl	block level RTL simulation
cover	cd verification make cover	RTL code coverage
netlist	cd synopsys make netlist	synthesis
net_max	cd verification make net_max	maximum delay netlist simulation
net_typ	cd verification make net_typ	typical delay netlist simulation
net_min	cd verification make net_min	minimum delay netlist simulation
clean	cd vhd; make clean cd verilog; make clean cd verification; make clean cd integration; make clean cd synopsys; make clean	removes work files in the sub-directories

Table 4-2 Makefile Commands

4.5 Running Design Tools

This chapter describes a step-by-step procedure for performing various tasks in the design flow.

4.5.1 Generating the Functional Test Vectors (BusTalk)

The BusTalk test compliance programs are written in 'C' and located in the verification/bustest directory. The generated BusTalk (.sim and .bif) test vector files are located in the verification/bustest/invec directory.

To generate the test vectors, first setup the following environment variables:

```
setenv GLOBAL          <global_dir_path>
setenv PERIPH          <Peripheralname>   e.g. Vic
setenv SIMULATOR      modelsim, LDV
setenv AMBA            AHB
```

Then in the vic_pl192 directory (peripheral's root dir) type:

```
cd verification/bustest
make <test_name>      e.g. Vic1, Vic2, Vic3, all (See Note below)
```

To run a single test in isolation:

```
cd verification/bustest
make <test_name>      e.g. make RegisterTests
```

to generate a test vector that contains only one test. See the README and makefile files in the verification/bustest directory for more details.

This will create two test vector files in the verification/bustest/invec directory, the infile.bif is used in the VHDL testbench and the bif.sim in the Verilog testbench.

Note: For a verilog verification running the option "all", the simulator may have problems with allocating memory, due to the large size of the stimulus reader file. This problem has been observed on both LDV and Modelsim. The make options Vic2, Vic3 may create the same problem as mentioned above for Modelsim (verilog). All tests can run in VHDL.

The Error message displayed for each verilog simulator is as follows:

```
Modelsim
=====

# Note: Significant memory allocation has occurred in this simulation
# - Setting the LockedMemory variable in your .ini file may help
# performance
# ***** Memory allocation failure. *****
# Please check your system for available memory and swap space
```

LDV

===

Data structure takes 927447416 bytes of memory

Error! No more memory available (allocating 16376
bytes) [Verilog-NOMEM]

"../bustest/invec/bif.sim", 558605:

4.5.2 Compiling the Peripheral RTL Code

Ensure that the relevant tools have been sourced.

To compile the peripheral RTL code, first set the environment variables:

setenv GLOBAL	<global_dir_path>	
setenv PERIPH	<Peripheralname>	- e.g. Vic
setenv SIMULATOR	modelsim, LDV	- selects ModelSim or Verilog-XL simulator LDV
setenv HDL_SOURCE	vhdl, verilog	- selects VHDL or Verilog RTL code
setenv TEST_ENV	BUSTALK	
setenv AMBA	AHB	

Then, in the vic_pl192 directory, type:

```
cd $HDL_SOURCE/rtl_source
make all
```

to compile the peripheral RTL code in the correct order.

4.5.3 Running Functional RTL Simulations

Ensure that the relevant tools have been sourced.

Before running the functional simulation, ensure that the functional test vectors are generated as described previously.

E.g. In the vic_pl192 directory, type:

```
cd verification/bustest
```

```
make <test_name>      e.g. RegisterTests
```

To perform a functional simulation of the peripheral RTL, first set the environment variables:

setenv GLOBAL	<global_dir_path>	
setenv PERIPH	<Peripheralname>	- e.g. Vic
setenv SIMULATOR	modelsim, LDV	- selects ModelSim or LDV simulator
setenv HDL_SOURCE	vhdl, verilog	- selects VHDL or Verilog RTL code
setenv TEST_ENV	BUSTALK	
setenv AMBA	AHB	

Then, in the vic_pl192 directory, type:

```
make rtl
```

to run the functional simulation of the peripheral RTL code. The simulation will terminate correctly with the following message to signal the completion of the test:

```
** Failure: End of test
```

(This message is a consequence of the simulator mechanism for termination)

There should be no errors reported during the simulation for a successful run, except during the initialisation period. It is advised that simulation transcript files always be checked for any errors or warnings during any subsequent simulations. The simulation log file will be written to the verification/\$(HDL_SOURCE)/\$(PERIPH)_rtl directory.

The simulation log file name depends on the simulator used, for ModelSim it is 'transcript' and for Verilog-XL it is 'verilog.log'.

The generated simulation log files are:

- | | |
|---|-----------------------------------|
| - verification/vhdl/\$(PERIPH)_rtl/transcript | VHDL RTL, ModelSim simulator |
| - verification/verilog/\$(PERIPH)_rtl/transcript | Verilog RTL, ModelSim simulator |
| - verification/verilog/\$(PERIPH)_rtl/verilog.log | Verilog RTL, Verilog-XL simulator |

4.5.4 Running RTL Code Coverage

Ensure that the relevant tools have been sourced.

Before running the RTL code coverage simulation, ensure that the functional test vector is generated. To perform RTL code coverage, first set the environment variables:

setenv GLOBAL	<global_dir_path>	
setenv PERIPH	Vic	
setenv SIMULATOR	modelsim	
setenv HDL_SOURCE	vhdl/verilog	- selects VHDL or Verilog RTL code
setenv TEST_ENV	BUSTALK	

Then, in the vic_pl192 directory, type:

```
make cover
```

to run the code coverage of the peripheral RTL code. The code coverage history and summary files will be written to the verification/\$(HDL_SOURCE)/\$(PERIPH)_rtl directory.

The supplied code coverage summary files are:

- verification/vhdl/\$(PERIPH)_rtl/vnavigator.summary VHDL RTL
- verification/vhdl/\$(PERIPH)_rtl/accumulative_coverage.summary
- verification/verilog/\$(PERIPH)_rtl/vnavigator.summary Verilog RTL
- verification/verilog/\$(PERIPH)_rtl/accumulative_coverage.summary

4.5.5 Running Synthesis

Ensure that the relevant tools have been sourced.

Synopsys Design Compiler is used for the peripheral synthesis, which targets the Avant! CB18 standard cell library.

The synopsys/scripts directory contains the peripheral specific synthesis scripts and the shared scripts are located in the \$GLOBAL/synopsys_shared/scr_common directory. In order to change the target library or the clock frequency, only the shared scripts will need to be changed.

To run synthesis, first set the environment variables:

```
setenv GLOBAL      <global_dir_path>
setenv PERIPH      Vic
setenv TEST_METH    noscan, scanready, scaninsert - selects the test method
setenv HDL_SOURCE   vhdl, verilog                - selects VHDL or Verilog RTL code
setenv HDL_NETL     vhdl, verilog                - selects VHDL or Verilog netlist
setenv LIB_SYNOP    <synopsys_lib_path>
```

To make use of the the synopsys cache:

Check that the vic_pl192/global/synopsys_shared/synopsys_cache directory exists and is write enabled.

Then, in the vic_pl192 directory, type:

```
make netlist
```

Synthesis log and report files will be written in the synopsys/log and synopsys/report directories, respectively.

The HDL_SOURCE variable selects the HDL source being compiled and the HDL_NETL variable controls the output format of the netlist.

The TEST_METH variable selects the test methodology used for the synthesis:

- noscan: - the peripheral will be synthesised without inserting a scan chain and scan enabled flip-flops
- scanready: - the peripheral will be synthesised with scan enabled flip-flops, but without inserting a scan chain
- scaninsert: - the peripheral will be synthesised with a scan chain inserted

If the daisy chained VICs have to be used in a Daisy Chain blocking mode (with the VICIRQACKOUT connected) then DC-Ultra optimization will be require for synthesis. This is particularly the case when in 166Mhz operation and using a flow 0.18um process.

4.5.5.1 scr_common directory

The scr_common directory contains the scripts that are shared by the PrimeCell peripherals. The files listed below are referenced in the peripherals synthesis script and must always be present.

- setup.scr – this file is used to define various Synopsys variables that are to be used during synthesis e.g. bus naming style.
- global.scr – this file defines global synthesis parameters which must be applied to all the PrimeCell peripherals e.g. set_max_area.
- amba_params.scr – these files define the timing parameter to be used for the various types of AMBA interfaces.
- ahb_slave.scr – these files define the timing constraints to be used for the various types of AMBA interfaces.
- library_<libraryname>.scr – this file contains everything to do with the cell library and the operating conditions. Using a single file to define all the library information makes it simple for the customer to switch the target library.
- name_rules.scr – the Synopsys naming rules, used to change the names of the cells, nets and ports in the design.

4.5.5.2 scripts directory

The scripts directory is specific to the peripheral and contains the synthesis command script and the synthesis constraints file that apply only to the peripheral. This directory contains the following files;

- Vic.cmd - this is the synthesis command script used for the peripheral. This command script references the scripts contained in this and scr_common directories.
- Vic_scan.cmd – this is the command script used specifically for scan insertion. If scan insertion is not required this command script will not be used.
- Vic.scr – this file defines the timing requirements for the peripheral's non-AMBA signals.
- Vic_exceptions.scr – this file contains all the timing exceptions e.g. false and multi-cycle paths. There are no false paths defined for the Vic design.

4.5.5.3 log directory

The log directory is used to store the information generated about the synthesis run. Two files are created:

- \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL)_synth.log – this file is generated within the synthesis command script and is used to record the output from the checks performed on the design being synthesised i.e. “check_timing” and “check_test” both pre and post scan insertion.
- \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL)_run.log – the synthesis run log is generated by piping the output of the “dc_shell” into this file.

All errors in these files must be fixed and the number of warning must be reduced to a minimum. The synthesis run log file might have following errors, which should be ignored:

Error: You don't have a 'HDL-Compiler' license to remove.

Error: You don't have a 'Test-Compiler' license to remove.

The warnings below can also be ignored as these are created by the scripts in the global area and the ports reported do not exist on the VIC.

Warning: Can't find port 'HBURST*' in design 'Vic'. (UID-95)

Warning: Can't find port 'HMASTLOCK*' in design 'Vic'. (UID-95)

NOTE: When the “noscan” option is used the 'check_test' command is not executed as it requires a TestCompiler licence.

4.5.5.4 report directory

The report directory contains the reports generated from the synthesis run. The file name of the generated report varies depending on the parameters defined for the synthesis run i.e. the source code type and the test requirement. This allows different configuration to be synthesised without over-writing existing report files.

The reports generated by the synthesis scripts can be split into the a number of groups; violations report, timing reports, area report, constraint report and a scan chain report:

- **Violation report:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).vio

The violation report contains a summary of all the constraint violations. The report is generated by the “report_constraint -verbose -all_violators” command.

The only acceptable violation is a design area violation.

- **Timing reports:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).max/min

The two timing reports are generated to enable the actual timing of the synthesised netlist to be examined.

The max path report file (*.max) contains a timing report for the ten longest under worst case conditions and is generated using the “report_timing -delay max -path full -nworst 10” command.

The min path report file (*.min) contains a timing report for the ten shortest paths under best case conditions and is generated using the “report_timing -delay min -path full -nworst 10” command.

- **Area report:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).area

The area report contains the area for each of the modules in the design.

- **Latch report:** “\$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).latch

The latch report contains information of all latches and timing loops found in the design, the report is generated using the “all_registers -level_sensitive” and “report_timing -loops” commands

- **Constraint reports:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).ports/constr

For further information the constraints used during synthesis are reported in the following two files.

The ports report contains (*.ports) information about the constraints placed on each of the peripheral's top level ports and is generated using the “report_port -verbose” command.

The constraint report (*.constr) contains general information about the netlist that has been created, this report is generated using the “report_design”, “report_constraint”, “report_clock” and “report_attribute -design” commands.

- **Clock tree report:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).clocktree

The clock tree report contains information about the clock tree. Used to check if any buffers are present on the clock tree. The report is generated using the “report_transitive_fanout -clock_tree -nosplit” command.

- **Reset tree report:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).resettree

The reset tree report contains information about the reset tree from HRESETn. Used to check if any buffers are present on the reset tree. The report is generated using the “report_transitive_fanout -from HRESETn -nosplit” command.

- **Hierarchy report:** \$(PERIPH)_\$(TEST_METH)_\$(HDL_SOURCE)_\$(HDL_NETL).hier

The hierarchy report lists out the cells used in the design hierarchically. The report is generated using the “report_hierarchy” command.

- **Scan chain report:** \$(PERIPH)_scaninsert_\$(HDL_SOURCE)_\$(HDL_NETL).scan

The scan chain report is created by the “Vic_scan.cmd” script and is only generated when scan insertion has been performed. The report details the expected fault coverage, the scan configuration and the scan chain order using the “report_test –coverage”, “report_test –configuration” and “report_test –scan_path” commands respectively.

4.5.6 Running Netlist Simulations

Ensure that the relevant tools have been sourced and the gate level netlist produced.

Before running the netlist simulation, ensure that the functional test vector is generated. The vhdL or verilog cell library must also be compiled and performing a “make all” in the respective area (LIB_VHDL or DIRS_VERILOG) can do this.

To run the netlist simulation, set the environment variables:

setenv GLOBAL	<global_dir_path>	
setenv PERIPH	<Peripheralname>	- e.g. Vic
setenv SIMULATOR	modelsim, LDV	
setenv TEST_METH	noscan, scanready, scaninsert	- selects the test method
setenv HDL_SOURCE	vhdl, verilog	- selects VHDL or Verilog RTL code
setenv HDL_NETL	vhdl, verilog	- selects VHDL or Verilog netlist
setenv DIRS_VERILOG	<verilog_cell_lib_path>	- set if HDL_NETL = verilog
setenv LIB_VHDL	<vhdl_cell_lib_path>	- set if HDL_NETL = vhdl
setenv AMBA	AHB	

Note that the TEST_METH, HDL_SOURCE and HDL_NETL variables should have the same values for the peripheral synthesis and the netlist simulation.

Then, in the vic_pl192 directory, type:

make net_max	- to run ‘worst case’ netlist simulation
make net_typ	- to run ‘typical case’ netlist simulation
make net_min	- to run ‘best case’ netlist simulation

The simulation will terminate correctly with the following message to signal the completion of the test:

```
** Failure: End of test      -- VHDL Simulation
# End of Test              -- Verilog simulation
```

Note: Depending on the code type of the netlist one of the following scripts is executed.

VHDL netlist

```
$(GLOBAL)/bin/vhdl_sdf_patch $(PERIPH)_$(TEST_METH)_$(HDL_SOURCE).sdf21
```

Verilog netlist

```
$(GLOBAL)/bin/verilog_net_patch $(PERIPH)_$(TEST_METH)_$(HDL_SOURCE)_net.v
```

If during compile time a warning “cp: cannot create: Permission denied” appears it may be due to the files that the scripts are running on not having write permissions.

There should be no errors reported during the simulation for a successful run, except during the initialisation period and the errors mentioned below.

The following messages that appear in the simulation log file for Verilog-XL netlist simulations can be ignored:

../uut/<netlist file name>.sdf21 LXXXXXX: SDFA Warning: Negative

timing check limit -X.XXXXX set to 0

These errors can also be found in vic_pl192/verification/verilog/README_SIM_ERR_MSG file.

It is advised that simulation transcript files are always checked for any errors or warnings during any subsequent simulations. The simulation log file will be written to one of the following directories:

verification/\$HDL_NETL/<periph>_<test_meth>_<hdl_source>_net_max - worst case simulation log

verification/\$HDL_NETL/<periph>_<test_meth>_<hdl_source>_net_typ - typical simulation case log

verification/\$HDL_NETL/<periph>_<test_meth>_<hdl_source>_net_min - best simulation case log

The simulation log file name depends on the simulator used, for ModelSim it is 'transcript' and for Verilog-XL it is 'verilog.log'.

The supplied simulation log files are:

- verification/verilog/<periph>_noscan_vhdl_net_min/<periph>_noscan_vhdl_net_min_modelsim.log
- verification/verilog/<periph>_scanready_verilog_net_typ/<periph>_scanready_verilog_net_typ_LDV.log
- verification/vhdl/<periph>_scaninsert_vhdl_net_max/<periph>_scaninsert_vhdl_net_max_modelsim.log

4.5.7 Generating the Integration Test Vectors

To generate the integration test vectors, first set the environment variables:

```
setenv GLOBAL      <global_dir_path>
setenv PERIPH      <Peripheralname>    - e.g. Vic
setenv SIMULATOR  modelsim, LDV
setenv AMBA        AHB
```

Then, in the vic_pl192 directory type:

```
cd integration
make default
```

This will create the integration test vectors in the vic_pl192/integration/bustest/invec directory.

Note that the integration tests are only an example and that they should be modified when the peripheral is integrated into the system. Please see the peripheral's integration manual for more details.

4.5.8 Running the Integration Test RTL Simulation

To perform the integration test simulation, first set the environment variables:

```
setenv GLOBAL      <global_dir_path>
setenv PERIPH      <Peripheralname>    -e.g. Vic
setenv SIMULATOR  modelsim, LDV
setenv HDL_SOURCE  vhdl, verilog
setenv AMBA        AHB
```

Then, in the vic_pl192 directory type:

```
cd integration
make rtl
```

The simulation will terminate correctly with the following message to signal the completion of the test:

```
** Failure: Test sequence completed      -- Vhdl simulation
# Test sequence completed                -- Verilog simulation
```

There should be no errors reported during the simulation for a successful run, except during the initialisation period. It is advised that simulation transcript files are always checked for any errors or warnings during any subsequent simulations. The simulation log file will be written to the /integration/\$(HDL_SOURCE)/Vic_rtl directory.

Note that the integration testbench is only an example of an ASIC system and that the integration test should be performed on the actual system. Please see the peripheral's design manual for more details on the integration testbench.

Following error and warning messages may be found in the simulation log files during the initialisation period and are not significant:

From VHDL simulation:

```
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es)!
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand!
```

4.5.9 Running the Integration Test Netlist Simulation

To perform the integration test code coverage, first set the environment variables:

setenv GLOBAL	<global_dir_path>	
setenv PERIPH	<Peripheralname>	- e.g. Vic
setenv SIMULATOR	modelsim, LDV	
setenv TEST_METH	noscan, scanready, scaninsert	- selects the test method
setenv HDL_SOURCE	vhdl, verilog	- selects VHDL or Verilog RTL code
setenv HDL_NETL	vhdl, verilog	- selects VHDL or Verilog netlist
setenv DIRS_VERILOG	<verilog_cell_lib_path>	- set if HDL_NETL = verilog
setenv LIB_VHDL	<vhdl_cell_lib_path>	- set if HDL_NETL = vhdl
setenv AMBA	AHB	

Note that the TEST_METH, HDL_SOURCE and HDL_NETL variables should have the same values for the peripheral synthesis and the netlist simulation.

Then, in the vic_pl192/integration directory, type:

make net_max	to run 'worst case' netlist simulation
make net_typ	to run 'typical case' netlist simulation
make net_min	to run 'best case' netlist simulation

The simulation will terminate correctly with the following message to signal the completion of the test:

```
** Failure: Test sequence completed      -- VHDL simulation
# Test sequence completed                -- Verilog simulation
```

There should be no errors reported during the simulation for a successful run, except during the initialisation period. It is advised that simulation transcript files are always checked for any errors or warnings during any subsequent simulations. The simulation log file will be written to one of the following directories:

```
integration/$(HDL_NETL)/$(PERIPH)_$(TEST_METH)_$(HDL_SOURCE)_net_max - worst case simulation log
integration/$(HDL_NETL)/$(PERIPH)_$(TEST_METH)_$(HDL_SOURCE)_net_typ  - typical simulation case log
integration/$(HDL_NETL)/$(PERIPH)_$(TEST_METH)_$(HDL_SOURCE)_net_min  - best simulation case log
```

The simulation log file name depends on the simulator used, for ModelSim it is 'transcript' and for Verilog-XL it is 'verilog.log'.

Note that the integration testbench is only an example of an ASIC system and that the integration test should be performed on the actual system. Please see the peripheral's design manual for more details on the integration testbench.